Conference Proceedings



  • EDA Design Flow Acceleration on GPGPUs
    Lalith Suresh P., Navaneeth Rameshan, Ashwin Narayan, Mark Zwolinski, M. S. Gaur, V. Laxmi,Virendra Singh. Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications; Design Automation and Test in Europe (DATE). Dresden, Germany. March, 2010.
  • Emerging EDA Applications in GPGPU and Multi-Core Architectures
    M.S Gaur, V. Laxmi, Lalith Suresh P., R. Navaneeth, Ashwin Narayan. IBM-India Research Labs Collaborative Academia Research Exchange (I-CARE). October, 2009.

Book Chapters



Leave a Reply

Fill in your details below or click an icon to log in: Logo

You are commenting using your account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s